Leakage in nanometer CMOS technologies / [ed. by] Siva G. Narendra, Anantha Chandrakasan. - New York : Springer, 2006. - x, 307 p. : ill. ; 24 cm. - Series on integrated circuits and systems .

Includes bibliographical references and index.

Taxonomy of leakage : sources, impact, and solutions --
Leakage dependence on input vector / Siva Narendra ... [et al.] --
Power gating and dynamic voltage scaling / Benton Calhoun, James Kao, and Anantha Chandrakasan --
Methodologies for power gating / Kimiyoshi Usami and Takayasu Sakurai --
Body biasing / Tadahiro Kuroda and Takayasu Sakurai --
Process variation and adaptive design / Siva Narendra ... [et al.] --
Memory leakage reduction / Takayuki Kawahara and Kiyoo Itoh --
Active leakage reduction and multi-performance devices / Siva Narendra ... [et al.] --
Impact of leakage power and variation on testing / Ali Keshavarzi and Kaushik Roy --
Case study : leakage reduction in Hitachi/Renesas microprocessors / Masayuki Miyazaki, Hiroyuki Mizuno, and Takayuki Kawahara --
Case study : leakage reduction in the Intel Xscale microprocessor / Lawrence Clark --
Transistor design to reduce leakage / Sagar Suthram, Siva Narendra, and Scott Thompson. Table of contents

Covers promising solutions at the device, circuit, and architecture levels of abstraction after first explaining the sensitivity of the various MOS leakage sources to these conditions from the first principles. This title highlights different device design choices that exist to mitigate increases in the leakage components as technology scales.

0387257373 0387281339 (ebook) 9780387257372 9780387281339


Metal oxide semiconductors, Complementary--Design and construction.
Integrated circuits--Design and construction.
Electric leakage--Prevention.

TK7871.99.M44 / L43 2006

621.38412 / LEA 2006

Library Home | Contacts | E-journals
Copyright @ 2011-2019 EWU Library
East West University