Design through Verilog HDL / T.R. Padmanabhan, B. Bala Tripura Sundari.

By: Patmaṉāpaṉ, Ṭi. Ār Contributor(s): Tripura Sundari, B. Bala Material type: Text

TextLanguage: English Publication details: Piscataway, NJ : Hoboken, NJ : Noida ; IEEE Press ; Wiley-Interscience, c2004. Description: xii, 455 p. : ill. ; 25 cmISBN: 0471441481 (cloth)Subject(s): Verilog (Computer hardware description language)DDC classification: 621.392 LOC classification: TK7885.7 | .P37 2004Online resources: WorldCat details | E-book Fulltext

Contents:

TOC Machine generated contents note: 1. Introduction to VLSI Design -- 2. Introduction to Verilog -- 3. Language Constructs and Conventions in Verilog -- 4. Gate Level Modeling -- 1 -- 5. Gate Level Modeling -- 2 -- 6. Modeling at Data Flow Level -- 7. Behavioral Modeling -- 1 -- 8. Behavioral Modeling II -- 9. Functions, Tasks, and User-Defined Primitives -- 10. Switch Level Modeling -- 11. System Tasks, Functions, and Compiler Directives -- 12. Queues, Plas, and FSMS -- App. A Keywords and Their Significance -- App. B Truth Tables of Gates an Switches.

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings ( 6 )
Title notes ( 4 )
Comments ( 0 )

Holdings
Item type	Current library	Collection	Call number	Copy number	Status	Barcode
E-Book	EWU Library E-book	Non-fiction	621.392 PAD 2004 (Browse shelf(Opens below))		Not for loan
Text	EWU Library Reserve Section	Non-fiction	621.392 PAD 2004 (Browse shelf(Opens below))	C-1	Not For Loan	17507
Text	EWU Library Circulation Section	Non-fiction	621.392 PAD 2004 (Browse shelf(Opens below))	C-2	Available	17508
Text	EWU Library Circulation Section	Non-fiction	621.392 PAD 2004 (Browse shelf(Opens below))	C-3	Available	17509
Text	EWU Library Circulation Section	Non-fiction	621.392 PAD 2004 (Browse shelf(Opens below))	C-4	Available	20324
Text	EWU Library Circulation Section	Non-fiction	621.392 PAD 2004 (Browse shelf(Opens below))	C-5	Available	20325

Total holds: 0

Browsing EWU Library shelves, Shelving location: Reserve Section Close shelf browser (Hides shelf browser)

Previous								Next
Previous	621.3916 MAP 2001 Personal computer hardware and troubleshooting /	621.392 CIA 2006 Advanced digital design with the verilog HDL /	621.392 CIA 2006 Advanced digital design with the verilog HDL /	621.392 PAD 2004 Design through Verilog HDL /	621.392 PAV 2003 Verilog HDL :	621.395 ATP PSPICE and MATLAB for electronics :	621.395 BAD 2004 Digital logic design principles /	Next

Includes bibliographical references (p. 449-450) and index.

TOC Machine generated contents note: 1. Introduction to VLSI Design --
2. Introduction to Verilog --
3. Language Constructs and Conventions in Verilog --
4. Gate Level Modeling --
1 --
5. Gate Level Modeling --
2 --
6. Modeling at Data Flow Level --
7. Behavioral Modeling --
1 --
8. Behavioral Modeling II --
9. Functions, Tasks, and User-Defined Primitives --
10. Switch Level Modeling --
11. System Tasks, Functions, and Compiler Directives --
12. Queues, Plas, and FSMS --
App. A Keywords and Their Significance --
App. B Truth Tables of Gates an Switches.

ETE

Tahur Ahmed

There are no comments on this title.

to post a comment.